index
:
pcsx_rearmed
trimui-s
libretro core fork of pcsx_rearmed with trimui s support
neonloop
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
libpcsxcore
/
new_dynarec
/
new_dynarec.c
Age
Commit message (
Collapse
)
Author
2010-12-16
drc: use correct RAM size
notaz
..because some games like to use the mirrors
2010-12-16
drc: fix: storelr should also use AGR
notaz
2010-12-16
drc: implemented STL/STR stubs (at least I think I did)
notaz
2010-12-14
drc: don't clear ARM caches on whole translation cache - it's very slow
notaz
2010-12-14
drc: don't remove unused i/o reads because of FIFOs
notaz
2010-12-14
drc: add forgotten __clear_cache
notaz
2010-12-14
drc: try harder to mark upper regs as unneeded
notaz
2010-12-06
drc: fix JALR with non-r31 return register
notaz
2010-12-05
drc: use direct hle calls
notaz
2010-12-05
drc: initial cop2/gte implementation (works, mostly)
notaz
2010-12-02
drc: fix unsaved register
notaz
it caused invalidate_addr() sometimes to be called with bad address.
2010-12-02
drc: further hacks, hle handling
notaz
2010-12-02
drc: attempt to support little endian
notaz
2010-11-22
drc: still killing tlp/64bit..
notaz
2010-11-21
drc: trying to make it 32bit
notaz
2010-11-20
try to make drc more configurable
notaz
and break it more I guess
2010-11-20
allow to disable TLB
notaz
2010-11-20
add unmodified Ari64 drc to track it's changes
notaz
[prev]