blob: 7ed8caff4f949bcde015ae37efe4d8cda4a36c22 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
#define HOST_REGS 13
#define HOST_CCREG 10
#define HOST_BTREG 8
#define EXCLUDE_REG 11
#define HOST_IMM8 1
#define HAVE_CMOV_IMM 1
#define CORTEX_A8_BRANCH_PREDICTION_HACK 1
#define USE_MINI_HT 1
//#define REG_PREFETCH 1
#define HAVE_CONDITIONAL_CALL 1
#define DISABLE_TLB 1
//#define MUPEN64
#define FORCE32 1
#define DISABLE_COP1 1
#define PCSX 1
#define RAM_SIZE 0x200000
#ifndef __ARM_ARCH_7A__
#define ARMv5_ONLY
//#undef CORTEX_A8_BRANCH_PREDICTION_HACK
//#undef USE_MINI_HT
#endif
#ifndef __ANDROID__
#define BASE_ADDR_FIXED 1
#endif
#ifdef FORCE32
#define REG_SHIFT 2
#else
#define REG_SHIFT 3
#endif
/* ARM calling convention:
r0-r3, r12: caller-save
r4-r11: callee-save */
#define ARG1_REG 0
#define ARG2_REG 1
#define ARG3_REG 2
#define ARG4_REG 3
/* GCC register naming convention:
r10 = sl (base)
r11 = fp (frame pointer)
r12 = ip (scratch)
r13 = sp (stack pointer)
r14 = lr (link register)
r15 = pc (program counter) */
#define FP 11
#define LR 14
#define HOST_TEMPREG 14
// Note: FP is set to &dynarec_local when executing generated code.
// Thus the local variables are actually global and not on the stack.
extern char *invc_ptr;
#define TARGET_SIZE_2 24 // 2^24 = 16 megabytes
// Code generator target address
#ifdef BASE_ADDR_FIXED
// "round" address helpful for debug
#define BASE_ADDR 0x1000000
#else
extern char translation_cache[1 << TARGET_SIZE_2];
#define BASE_ADDR translation_cache
#endif
// This is defined in linkage_arm.s, but gcc -O3 likes this better
#define rdram ((unsigned int *)0x80000000)
|
