1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
|
/*
* (C) Gražvydas "notaz" Ignotas, 2010
*
* This work is licensed under the terms of GNU GPL version 2 or later.
* See the COPYING file in the top-level directory.
*/
#include <stdio.h>
#include "../psxhw.h"
#include "../cdrom.h"
#include "../mdec.h"
#include "emu_if.h"
#include "pcsxmem.h"
//#define memprintf printf
#define memprintf(...)
static void read_mem8()
{
memprintf("ari64_read_mem8 %08x @%08x %u\n", address, psxRegs.pc, psxRegs.cycle);
readmem_word = psxMemRead8(address) & 0xff;
}
static void read_mem16()
{
memprintf("ari64_read_mem16 %08x @%08x %u\n", address, psxRegs.pc, psxRegs.cycle);
readmem_word = psxMemRead16(address) & 0xffff;
}
static void read_mem32()
{
memprintf("ari64_read_mem32 %08x @%08x %u\n", address, psxRegs.pc, psxRegs.cycle);
readmem_word = psxMemRead32(address);
}
static void write_mem8()
{
memprintf("ari64_write_mem8 %08x, %02x @%08x %u\n", address, byte, psxRegs.pc, psxRegs.cycle);
psxMemWrite8(address, byte);
}
static void write_mem16()
{
memprintf("ari64_write_mem16 %08x, %04x @%08x %u\n", address, hword, psxRegs.pc, psxRegs.cycle);
psxMemWrite16(address, hword);
}
static void write_mem32()
{
memprintf("ari64_write_mem32 %08x, %08x @%08x %u\n", address, word, psxRegs.pc, psxRegs.cycle);
psxMemWrite32(address, word);
}
static void read_mem_dummy()
{
readmem_word = 0;
}
static void write_mem_dummy()
{
}
extern void ari_read_ram8();
extern void ari_read_ram16();
extern void ari_read_ram32();
extern void ari_read_ram_mirror8();
extern void ari_read_ram_mirror16();
extern void ari_read_ram_mirror32();
extern void ari_write_ram8();
extern void ari_write_ram16();
extern void ari_write_ram32();
extern void ari_write_ram_mirror8();
extern void ari_write_ram_mirror16();
extern void ari_write_ram_mirror32();
extern void ari_read_io8();
extern void ari_read_io16();
extern void ari_read_io32();
extern void ari_write_io8();
extern void ari_write_io16();
extern void ari_write_io32();
void (*readmem[0x10000])();
void (*readmemb[0x10000])();
void (*readmemh[0x10000])();
void (*writemem[0x10000])();
void (*writememb[0x10000])();
void (*writememh[0x10000])();
/* IO handlers */
static u32 io_read_sio16()
{
return sioRead8() | (sioRead8() << 8);
}
static u32 io_read_sio32()
{
return sioRead8() | (sioRead8() << 8) | (sioRead8() << 16) | (sioRead8() << 24);
}
static void io_write_sio16(u32 value)
{
sioWrite8((unsigned char)value);
sioWrite8((unsigned char)(value>>8));
}
static void io_write_sio32(u32 value)
{
sioWrite8((unsigned char)value);
sioWrite8((unsigned char)((value&0xff) >> 8));
sioWrite8((unsigned char)((value&0xff) >> 16));
sioWrite8((unsigned char)((value&0xff) >> 24));
}
#define make_rcnt_funcs(i) \
static u32 io_rcnt_read_count##i() { return psxRcntRcount(i); } \
static u32 io_rcnt_read_mode##i() { return psxRcntRmode(i); } \
static u32 io_rcnt_read_target##i() { return psxRcntRtarget(i); } \
static void io_rcnt_write_count##i(u32 val) { psxRcntWcount(i, val & 0xffff); } \
static void io_rcnt_write_mode##i(u32 val) { psxRcntWmode(i, val); } \
static void io_rcnt_write_target##i(u32 val) { psxRcntWtarget(i, val & 0xffff); }
make_rcnt_funcs(0)
make_rcnt_funcs(1)
make_rcnt_funcs(2)
static void io_write_ireg16(u32 value)
{
if (Config.Sio) psxHu16ref(0x1070) |= 0x80;
if (Config.SpuIrq) psxHu16ref(0x1070) |= 0x200;
psxHu16ref(0x1070) &= psxHu16(0x1074) & value;
}
static void io_write_imask16(u32 value)
{
psxHu16ref(0x1074) = value;
if (psxHu16ref(0x1070) & value)
new_dyna_set_event(PSXINT_NEWDRC_CHECK, 1);
}
static void io_write_ireg32(u32 value)
{
if (Config.Sio) psxHu32ref(0x1070) |= 0x80;
if (Config.SpuIrq) psxHu32ref(0x1070) |= 0x200;
psxHu32ref(0x1070) &= psxHu32(0x1074) & value;
}
static void io_write_imask32(u32 value)
{
psxHu32ref(0x1074) = value;
if (psxHu32ref(0x1070) & value)
new_dyna_set_event(PSXINT_NEWDRC_CHECK, 1);
}
static void io_write_dma_icr32(u32 value)
{
u32 tmp = ~value & HW_DMA_ICR;
HW_DMA_ICR = ((tmp ^ value) & 0xffffff) ^ tmp;
}
#define make_dma_func(n) \
static void io_write_chcr##n(u32 value) \
{ \
HW_DMA##n##_CHCR = value; \
if (value & 0x01000000 && HW_DMA_PCR & (8 << (n * 4))) { \
psxDma##n(HW_DMA##n##_MADR, HW_DMA##n##_BCR, value); \
} \
}
make_dma_func(0)
make_dma_func(1)
make_dma_func(2)
make_dma_func(3)
make_dma_func(4)
make_dma_func(6)
/* IO tables for 1000-1880 */
#define IOADR8(a) ((a) & 0xfff)
#define IOADR16(a) (((a) & 0xfff) >> 1)
#define IOADR32(a) (((a) & 0xfff) >> 2)
static const void *io_read8 [0x880] = {
[IOADR8(0x1040)] = sioRead8,
[IOADR8(0x1800)] = cdrRead0,
[IOADR8(0x1801)] = cdrRead1,
[IOADR8(0x1802)] = cdrRead2,
[IOADR8(0x1803)] = cdrRead3,
};
static const void *io_read16[0x880/2] = {
[IOADR16(0x1040)] = io_read_sio16,
[IOADR16(0x1044)] = sioReadStat16,
[IOADR16(0x1048)] = sioReadMode16,
[IOADR16(0x104a)] = sioReadCtrl16,
[IOADR16(0x104e)] = sioReadBaud16,
[IOADR16(0x1100)] = io_rcnt_read_count0,
[IOADR16(0x1104)] = io_rcnt_read_mode0,
[IOADR16(0x1108)] = io_rcnt_read_target0,
[IOADR16(0x1110)] = io_rcnt_read_count1,
[IOADR16(0x1114)] = io_rcnt_read_mode1,
[IOADR16(0x1118)] = io_rcnt_read_target1,
[IOADR16(0x1120)] = io_rcnt_read_count2,
[IOADR16(0x1124)] = io_rcnt_read_mode2,
[IOADR16(0x1128)] = io_rcnt_read_target2,
};
static const void *io_read32[0x880/4] = {
[IOADR32(0x1040)] = io_read_sio32,
[IOADR32(0x1100)] = io_rcnt_read_count0,
[IOADR32(0x1104)] = io_rcnt_read_mode0,
[IOADR32(0x1108)] = io_rcnt_read_target0,
[IOADR32(0x1110)] = io_rcnt_read_count1,
[IOADR32(0x1114)] = io_rcnt_read_mode1,
[IOADR32(0x1118)] = io_rcnt_read_target1,
[IOADR32(0x1120)] = io_rcnt_read_count2,
[IOADR32(0x1124)] = io_rcnt_read_mode2,
[IOADR32(0x1128)] = io_rcnt_read_target2,
// [IOADR32(0x1810)] = GPU_readData,
// [IOADR32(0x1814)] = GPU_readStatus,
[IOADR32(0x1820)] = mdecRead0,
[IOADR32(0x1824)] = mdecRead1,
};
// write(u32 val)
static const void *io_write8 [0x880] = {
[IOADR8(0x1040)] = sioWrite8,
[IOADR8(0x1800)] = cdrWrite0,
[IOADR8(0x1801)] = cdrWrite1,
[IOADR8(0x1802)] = cdrWrite2,
[IOADR8(0x1803)] = cdrWrite3,
};
static const void *io_write16[0x880/2] = {
[IOADR16(0x1040)] = io_write_sio16,
[IOADR16(0x1044)] = sioWriteStat16,
[IOADR16(0x1048)] = sioWriteMode16,
[IOADR16(0x104a)] = sioWriteCtrl16,
[IOADR16(0x104e)] = sioWriteBaud16,
[IOADR16(0x1070)] = io_write_ireg16,
[IOADR16(0x1074)] = io_write_imask16,
[IOADR16(0x1100)] = io_rcnt_write_count0,
[IOADR16(0x1104)] = io_rcnt_write_mode0,
[IOADR16(0x1108)] = io_rcnt_write_target0,
[IOADR16(0x1110)] = io_rcnt_write_count1,
[IOADR16(0x1114)] = io_rcnt_write_mode1,
[IOADR16(0x1118)] = io_rcnt_write_target1,
[IOADR16(0x1120)] = io_rcnt_write_count2,
[IOADR16(0x1124)] = io_rcnt_write_mode2,
[IOADR16(0x1128)] = io_rcnt_write_target2,
};
static const void *io_write32[0x880/4] = {
[IOADR32(0x1040)] = io_write_sio32,
[IOADR32(0x1070)] = io_write_ireg32,
[IOADR32(0x1074)] = io_write_imask32,
[IOADR32(0x1088)] = io_write_chcr0,
[IOADR32(0x1098)] = io_write_chcr1,
[IOADR32(0x10a8)] = io_write_chcr2,
[IOADR32(0x10b8)] = io_write_chcr3,
[IOADR32(0x10c8)] = io_write_chcr4,
[IOADR32(0x10e8)] = io_write_chcr6,
[IOADR32(0x10f4)] = io_write_dma_icr32,
[IOADR32(0x1100)] = io_rcnt_write_count0,
[IOADR32(0x1104)] = io_rcnt_write_mode0,
[IOADR32(0x1108)] = io_rcnt_write_target0,
[IOADR32(0x1110)] = io_rcnt_write_count1,
[IOADR32(0x1114)] = io_rcnt_write_mode1,
[IOADR32(0x1118)] = io_rcnt_write_target1,
[IOADR32(0x1120)] = io_rcnt_write_count2,
[IOADR32(0x1124)] = io_rcnt_write_mode2,
[IOADR32(0x1128)] = io_rcnt_write_target2,
// [IOADR32(0x1810)] = GPU_writeData,
// [IOADR32(0x1814)] = GPU_writeStatus,
[IOADR32(0x1820)] = mdecWrite0,
[IOADR32(0x1824)] = mdecWrite1,
};
// this has to be in .bss to link into dynarec_local
struct {
void *tab_read8;
void *tab_read16;
void *tab_read32;
void *tab_write8;
void *tab_write16;
void *tab_write32;
void *spu_readf;
void *spu_writef;
} nd_pcsx_io;
void new_dyna_pcsx_mem_init(void)
{
int i;
// default/unmapped handlers
for (i = 0; i < 0x10000; i++) {
readmemb[i] = read_mem8;
readmemh[i] = read_mem16;
readmem[i] = read_mem32;
writememb[i] = write_mem8;
writememh[i] = write_mem16;
writemem[i] = write_mem32;
#if 1
readmemb[i] = readmemh[i] = readmem[i] = read_mem_dummy;
readmemb[i] = readmemh[i] = readmem[i] = write_mem_dummy;
#endif
}
#if 1
// RAM mirrors
for (i = 0; i < 0x80; i++) {
readmemb[i] = readmemb[0x8000|i] = readmemb[0xa000|i] = ari_read_ram_mirror8;
readmemh[i] = readmemh[0x8000|i] = readmemh[0xa000|i] = ari_read_ram_mirror16;
readmem[i] = readmem [0x8000|i] = readmem [0xa000|i] = ari_read_ram_mirror32;
writememb[i] = writememb[0x8000|i] = writememb[0xa000|i] = ari_write_ram_mirror8;
writememh[i] = writememh[0x8000|i] = writememh[0xa000|i] = ari_write_ram_mirror16;
writemem[i] = writemem [0x8000|i] = writemem [0xa000|i] = ari_write_ram_mirror32;
}
// RAM direct
for (i = 0x8000; i < 0x8020; i++) {
readmemb[i] = ari_read_ram8;
readmemh[i] = ari_read_ram16;
readmem[i] = ari_read_ram32;
writememb[i] = ari_write_ram8;
writememh[i] = ari_write_ram16;
writemem[i] = ari_write_ram32;
}
// I/O
readmemb[0x1f80] = ari_read_io8;
readmemh[0x1f80] = ari_read_io16;
readmem[0x1f80] = ari_read_io32;
writememb[0x1f80] = ari_write_io8;
writememh[0x1f80] = ari_write_io16;
writemem[0x1f80] = ari_write_io32;
writemem[0xfffe] = write_mem32;
#endif
// fill IO tables
nd_pcsx_io.tab_read8 = io_read8;
nd_pcsx_io.tab_read16 = io_read16;
nd_pcsx_io.tab_read32 = io_read32;
nd_pcsx_io.tab_write8 = io_write8;
nd_pcsx_io.tab_write16 = io_write16;
nd_pcsx_io.tab_write32 = io_write32;
}
void new_dyna_pcsx_mem_reset(void)
{
// plugins might change so update the pointers
nd_pcsx_io.spu_readf = SPU_readRegister;
nd_pcsx_io.spu_writef = SPU_writeRegister;
io_read32[IOADR32(0x1810)] = GPU_readData;
io_read32[IOADR32(0x1814)] = GPU_readStatus;
io_write32[IOADR32(0x1810)] = GPU_writeData;
io_write32[IOADR32(0x1814)] = GPU_writeStatus;
}
|
