1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
|
// ppc_mnemonics.h
#define INSTR (*(ppcPtr)++)
/* Link register related */
#define MFLR(REG) \
{int _reg = (REG); \
INSTR = (0x7C0802A6 | (_reg << 21));}
#define MTLR(REG) \
{int _reg = (REG); \
INSTR = (0x7C0803A6 | (_reg << 21));}
#define MTCTR(REG) \
{int _reg = (REG); \
INSTR = (0x7C0903A6 | (_reg << 21));}
#define BLR() \
{INSTR = (0x4E800020);}
#define BGTLR() \
{INSTR = (0x4D810020);}
/* Load ops */
#define LI(REG, IMM) \
{int _reg = (REG); \
INSTR = (0x38000000 | (_reg << 21) | ((IMM) & 0xffff));}
#define LIS(REG_DST, IMM) \
{int _dst = (REG_DST); \
INSTR = (0x3C000000 | (_dst << 21) | ((IMM) & 0xffff));}
#define LWZ(REG_DST, OFFSET, REG) \
{int _reg = (REG); int _dst=(REG_DST); \
INSTR = (0x80000000 | (_dst << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
#define LWZX(REG_DST, REG, REG_OFF) \
{int _reg = (REG), _off = (REG_OFF); int _dst=(REG_DST); \
INSTR = (0x7C00002E | (_dst << 21) | (_reg << 16) | (_off << 11));}
#define LWBRX(REG_DST, REG, REG_OFF) \
{int _reg = (REG), _off = (REG_OFF); int _dst=(REG_DST); \
INSTR = (0x7C00042C | (_dst << 21) | (_reg << 16) | (_off << 11));}
#define LHZ(REG_DST, OFFSET, REG) \
{int _reg = (REG); int _dst=(REG_DST); \
INSTR = (0xA0000000 | (_dst << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
#define LHA(REG_DST, OFFSET, REG) \
{int _reg = (REG); int _dst=(REG_DST); \
INSTR = (0xA8000000 | (_dst << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
#define LHBRX(REG_DST, REG, REG_OFF) \
{int _reg = (REG), _off = (REG_OFF); int _dst=(REG_DST); \
INSTR = (0x7C00062C | (_dst << 21) | (_reg << 16) | (_off << 11));}
#define LBZ(REG_DST, OFFSET, REG) \
{int _reg = (REG); int _dst=(REG_DST); \
INSTR = (0x88000000 | (_dst << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
#define LMW(REG_DST, OFFSET, REG) \
{int _reg = (REG); int _dst=(REG_DST); \
INSTR = (0xB8000000 | (_dst << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
/* Store ops */
#define STMW(REG_SRC, OFFSET, REG) \
{int _reg = (REG), _src=(REG_SRC); \
INSTR = (0xBC000000 | (_src << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
#define STW(REG_SRC, OFFSET, REG) \
{int _reg = (REG), _src=(REG_SRC); \
INSTR = (0x90000000 | (_src << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
#define STWBRX(REG_SRC, REG, REG_OFF) \
{int _reg = (REG), _src=(REG_SRC), _off = (REG_OFF); \
INSTR = (0x7C00052C | (_src << 21) | (_reg << 16) | (_off << 11));}
#define STH(REG_SRC, OFFSET, REG) \
{int _reg = (REG), _src=(REG_SRC); \
INSTR = (0xB0000000 | (_src << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
#define STHBRX(REG_SRC, REG, REG_OFF) \
{int _reg = (REG), _src=(REG_SRC), _off = (REG_OFF); \
INSTR = (0x7C00072C | (_src << 21) | (_reg << 16) | (_off << 11));}
#define STB(REG_SRC, OFFSET, REG) \
{int _reg = (REG), _src=(REG_SRC); \
INSTR = (0x98000000 | (_src << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
#define STWU(REG_SRC, OFFSET, REG) \
{int _reg = (REG), _src=(REG_SRC); \
INSTR = (0x94000000 | (_src << 21) | (_reg << 16) | ((OFFSET) & 0xffff));}
/* Arithmic ops */
#define ADDI(REG_DST, REG_SRC, IMM) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x38000000 | (_dst << 21) | (_src << 16) | ((IMM) & 0xffff));}
#define ADDIS(REG_DST, REG_SRC, IMM) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x3C000000 | (_dst << 21) | (_src << 16) | ((IMM) & 0xffff));}
#define MR(REG_DST, REG_SRC) \
{int __src = (REG_SRC); int __dst=(REG_DST); \
if (__src != __dst) {ADDI(__dst, __src, 0)}}
#define ADD(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000214 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define ADDO(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000614 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define ADDEO(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000514 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define ADDE(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000114 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define ADDCO(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000414 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define ADDIC(REG_DST, REG_SRC, IMM) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x30000000 | (_dst << 21) | (_src << 16) | ((IMM) & 0xffff));}
#define ADDIC_(REG_DST, REG_SRC, IMM) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x34000000 | (_dst << 21) | (_src << 16) | ((IMM) & 0xffff));}
#define ADDZE(REG_DST, REG_SRC) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x7C000194 | (_dst << 21) | (_src << 16));}
#define SUBF(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000050 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define SUBFO(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000450 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define SUBFC(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000010 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define SUBFE(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000110 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define SUBFCO(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000410 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define SUBFCO_(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000411 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define SUB(REG_DST, REG1, REG2) \
{SUBF(REG_DST, REG2, REG1)}
#define SUBO(REG_DST, REG1, REG2) \
{SUBFO(REG_DST, REG2, REG1)}
#define SUBCO(REG_DST, REG1, REG2) \
{SUBFCO(REG_DST, REG2, REG1)}
#define SUBCO_(REG_DST, REG1, REG2) \
{SUBFCO_(REG_DST, REG2, REG1)}
#define SRAWI(REG_DST, REG_SRC, SHIFT) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x7C000670 | (_src << 21) | (_dst << 16) | (SHIFT << 11));}
#define MULHW(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000096 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define MULLW(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C0001D6 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define MULHWU(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000016 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define MULLI(REG_DST, REG_SRC, IMM) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x1C000000 | (_dst << 21) | (_src << 16) | ((IMM) & 0xffff));}
#define DIVW(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C0003D6 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
#define DIVWU(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000396 | (_dst << 21) | (_reg1 << 16) | (_reg2 << 11));}
/* Branch ops */
#define B_FROM(VAR) VAR = ppcPtr
#define B_DST(VAR) *VAR = *VAR | (((s16)((u32)ppcPtr - (u32)VAR)) & 0xfffc)
#define B(DST) \
{INSTR = (0x48000000 | (((s32)(((DST)+1)<<2)) & 0x3fffffc));}
#define B_L(VAR) \
{B_FROM(VAR); INSTR = (0x48000000);}
#define BA(DST) \
{INSTR = (0x48000002 | ((s32)((DST) & 0x3fffffc)));}
#define BLA(DST) \
{INSTR = (0x48000003 | ((s32)((DST) & 0x3fffffc)));}
#define BNS(DST) \
{INSTR = (0x40830000 | (((s16)(((DST)+1)<<2)) & 0xfffc));}
#define BNE(DST) \
{INSTR = (0x40820000 | (((s16)(((DST)+1)<<2)) & 0xfffc));}
#define BNE_L(VAR) \
{B_FROM(VAR); INSTR = (0x40820000);}
#define BEQ(DST) \
{INSTR = (0x41820000 | (((s16)(((DST)+1)<<2)) & 0xfffc));}
#define BEQ_L(VAR) \
{B_FROM(VAR); INSTR = (0x41820000);}
#define BLT(DST) \
{INSTR = (0x41800000 | (((s16)(((DST)+1)<<2)) & 0xfffc));}
#define BLT_L(VAR) \
{B_FROM(VAR); INSTR = (0x41800000);}
#define BGT(DST) \
{INSTR = (0x41810000 | (((s16)(((DST)+1)<<2)) & 0xfffc));}
#define BGT_L(VAR) \
{B_FROM(VAR); INSTR = (0x41810000);}
#define BGE(DST) \
{INSTR = (0x40800000 | (((s16)(((DST)+1)<<2)) & 0xfffc));}
#define BGE_L(VAR) \
{B_FROM(VAR); INSTR = (0x40800000);}
#define BLE(DST) \
{INSTR = (0x40810000 | (((s16)(((DST)+1)<<2)) & 0xfffc));}
#define BLE_L(VAR) \
{B_FROM(VAR); INSTR = (0x40810000);}
#define BCTRL() \
{INSTR = (0x4E800421);}
#define BCTR() \
{INSTR = (0x4E800420);}
/* compare ops */
#define CMPLWI(REG, IMM) \
{int _reg = (REG); \
INSTR = (0x28000000 | (_reg << 16) | ((IMM) & 0xffff));}
#define CMPLWI2(REG, IMM) \
{int _reg = (REG); \
INSTR = (0x29000000 | (_reg << 16) | ((IMM) & 0xffff));}
#define CMPLWI7(REG, IMM) \
{int _reg = (REG); \
INSTR = (0x2B800000 | (_reg << 16) | ((IMM) & 0xffff));}
#define CMPLW(REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); \
INSTR = (0x7C000040 | (_reg1 << 16) | (_reg2 << 11));}
#define CMPLW1(REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); \
INSTR = (0x7C800040 | (_reg1 << 16) | (_reg2 << 11));}
#define CMPLW2(REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); \
INSTR = (0x7D000040 | (_reg1 << 16) | (_reg2 << 11));}
#define CMPW(REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); \
INSTR = (0x7C000000 | (_reg1 << 16) | (_reg2 << 11));}
#define CMPW1(REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); \
INSTR = (0x7C800000 | (_reg1 << 16) | (_reg2 << 11));}
#define CMPW2(REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); \
INSTR = (0x7D000000 | (_reg1 << 16) | (_reg2 << 11));}
#define CMPWI(REG, IMM) \
{int _reg = (REG); \
INSTR = (0x2C000000 | (_reg << 16) | ((IMM) & 0xffff));}
#define CMPWI2(REG, IMM) \
{int _reg = (REG); \
INSTR = (0x2D000000 | (_reg << 16) | ((IMM) & 0xffff));}
#define MTCRF(MASK, REG) \
{int _reg = (REG); \
INSTR = (0x7C000120 | (_reg << 21) | (((MASK)&0xff)<<12));}
#define MFCR(REG) \
{int _reg = (REG); \
INSTR = (0x7C000026 | (_reg << 21));}
#define CROR(CR_DST, CR1, CR2) \
{INSTR = (0x4C000382 | ((CR_DST) << 21) | ((CR1) << 16) | ((CR2) << 11));}
#define CRXOR(CR_DST, CR1, CR2) \
{INSTR = (0x4C000182 | ((CR_DST) << 21) | ((CR1) << 16) | ((CR2) << 11));}
#define CRNAND(CR_DST, CR1, CR2) \
{INSTR = (0x4C0001C2 | ((CR_DST) << 21) | ((CR1) << 16) | ((CR2) << 11));}
#define CRANDC(CR_DST, CR1, CR2) \
{INSTR = (0x4C000102 | ((CR_DST) << 21) | ((CR1) << 16) | ((CR2) << 11));}
/* shift ops */
#define RLWINM(REG_DST, REG_SRC, SHIFT, START, END) \
{int _src = (REG_SRC); int _dst = (REG_DST); \
INSTR = (0x54000000 | (_src << 21) | (_dst << 16) | (SHIFT << 11) | (START << 6) | (END << 1));}
#define RLWINM_(REG_DST, REG_SRC, SHIFT, START, END) \
{int _src = (REG_SRC); int _dst = (REG_DST); \
INSTR = (0x54000001 | (_src << 21) | (_dst << 16) | (SHIFT << 11) | (START << 6) | (END << 1));}
#define CLRRWI(REG_DST, REG_SRC, LEN) \
RLWINM(REG_DST, REG_SRC, 0, 0, 31-LEN)
#define SLWI(REG_DST, REG_SRC, SHIFT) \
{int _shift = (SHIFT); \
if (_shift==0) {MR(REG_DST, REG_SRC)} else \
{RLWINM(REG_DST, REG_SRC, _shift, 0, 31-_shift)}}
#define SRWI(REG_DST, REG_SRC, SHIFT) \
{int _shift = (SHIFT); \
if (_shift==0) {MR(REG_DST, REG_SRC)} else \
RLWINM(REG_DST, REG_SRC, 32-_shift, _shift, 31)}
#define SLW(REG_DST, REG_SRC, REG_SHIFT) \
{int _src = (REG_SRC), _shift = (REG_SHIFT); int _dst = (REG_DST); \
INSTR = (0x7C000030 | (_src << 21) | (_dst << 16) | (_shift << 11));}
#define SRW(REG_DST, REG_SRC, REG_SHIFT) \
{int _src = (REG_SRC), _shift = (REG_SHIFT); int _dst = (REG_DST); \
INSTR = (0x7C000430 | (_src << 21) | (_dst << 16) | (_shift << 11));}
#define SRAW(REG_DST, REG_SRC, REG_SHIFT) \
{int _src = (REG_SRC), _shift = (REG_SHIFT); int _dst = (REG_DST); \
INSTR = (0x7C000630 | (_src << 21) | (_dst << 16) | (_shift << 11));}
#define SRAWI(REG_DST, REG_SRC, SHIFT) \
{int _src = (REG_SRC); int _dst = (REG_DST); int _shift = (SHIFT); \
if (_shift==0) {MR(REG_DST, REG_SRC)} else \
INSTR = (0x7C000670 | (_src << 21) | (_dst << 16) | (_shift << 11));}
#define RLWNM(REG_DST, REG_SRC, REG_SHIFT, START, END) \
{int _src = (REG_SRC), _shift = (REG_SHIFT); int _dst = (REG_DST); \
INSTR = (0x5C000000 | (_src << 21) | (_dst << 16) | (_shift << 11) | (START << 6) | (END << 1));}
/* other ops */
#define ORI(REG_DST, REG_SRC, IMM) \
{int _src = (REG_SRC), _imm = (IMM); int _dst = (REG_DST); \
if (!((_imm == 0) && ((_src^_dst) == 0))) \
INSTR = (0x60000000 | (_src << 21) | (_dst << 16) | (_imm & 0xffff));}
#define ORIS(REG_DST, REG_SRC, IMM) \
{int _src = (REG_SRC), _imm = (IMM); int _dst = (REG_DST); \
if (!((_imm == 0) && ((_src^_dst) == 0))) \
INSTR = (0x64000000 | (_src << 21) | (_dst << 16) | (_imm & 0xffff));}
#define OR(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000378 | (_reg1 << 21) | (_dst << 16) | (_reg2 << 11));}
#define OR_(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000379 | (_reg1 << 21) | (_dst << 16) | (_reg2 << 11));}
#define XORI(REG_DST, REG_SRC, IMM) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x68000000 | (_src << 21) | (_dst << 16) | ((IMM) & 0xffff));}
#define XOR(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000278 | (_reg1 << 21) | (_dst << 16) | (_reg2 << 11));}
#define XOR_(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000279 | (_reg1 << 21) | (_dst << 16) | (_reg2 << 11));}
#define ANDI_(REG_DST, REG_SRC, IMM) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x70000000 | (_src << 21) | (_dst << 16) | ((IMM) & 0xffff));}
#define AND(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C000038 | (_reg1 << 21) | (_dst << 16) | (_reg2 << 11));}
#define NOR(REG_DST, REG1, REG2) \
{int _reg1 = (REG1), _reg2 = (REG2); int _dst=(REG_DST); \
INSTR = (0x7C0000f8 | (_reg1 << 21) | (_dst << 16) | (_reg2 << 11));}
#define NEG(REG_DST, REG_SRC) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x7C0000D0 | (_dst << 21) | (_src << 16));}
#define NOP() \
{INSTR = 0x60000000;}
#define MCRXR(CR_DST) \
{INSTR = (0x7C000400 | (CR_DST << 23));}
#define EXTSB(REG_DST, REG_SRC) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x7C000774 | (_src << 21) | (_dst << 16));}
#define EXTSH(REG_DST, REG_SRC) \
{int _src = (REG_SRC); int _dst=(REG_DST); \
INSTR = (0x7C000734 | (_src << 21) | (_dst << 16));}
/* floating point ops */
#define FDIVS(FPR_DST, FPR1, FPR2) \
{INSTR = (0xEC000024 | (FPR_DST << 21) | (FPR1 << 16) | (FPR2 << 11));}
#define FDIV(FPR_DST, FPR1, FPR2) \
{INSTR = (0xFC000024 | (FPR_DST << 21) | (FPR1 << 16) | (FPR2 << 11));}
#define FMULS(FPR_DST, FPR1, FPR2) \
{INSTR = (0xEC000032 | (FPR_DST << 21) | (FPR1 << 16) | (FPR2 << 11));}
#define FMUL(FPR_DST, FPR1, FPR2) \
{INSTR = (0xFC000032 | (FPR_DST << 21) | (FPR1 << 16) | (FPR2 << 11));}
#define FADDS(FPR_DST, FPR1, FPR2) \
{INSTR = (0xEC00002A | (FPR_DST << 21) | (FPR1 << 16) | (FPR2 << 11));}
#define FADD(FPR_DST, FPR1, FPR2) \
{INSTR = (0xFC00002A | (FPR_DST << 21) | (FPR1 << 16) | (FPR2 << 11));}
#define FRSP(FPR_DST, FPR_SRC) \
{INSTR = (0xFC000018 | (FPR_DST << 21) | (FPR_SRC << 11));}
#define FCTIW(FPR_DST, FPR_SRC) \
{INSTR = (0xFC00001C | (FPR_DST << 21) | (FPR_SRC << 11));}
#define LFS(FPR_DST, OFFSET, REG) \
{INSTR = (0xC0000000 | (FPR_DST << 21) | (REG << 16) | ((OFFSET) & 0xffff));}
#define STFS(FPR_DST, OFFSET, REG) \
{INSTR = (0xD0000000 | (FPR_DST << 21) | (REG << 16) | ((OFFSET) & 0xffff));}
#define LFD(FPR_DST, OFFSET, REG) \
{INSTR = (0xC8000000 | (FPR_DST << 21) | (REG << 16) | ((OFFSET) & 0xffff));}
#define STFD(FPR_DST, OFFSET, REG) \
{INSTR = (0xD8000000 | (FPR_DST << 21) | (REG << 16) | ((OFFSET) & 0xffff));}
/* extra combined opcodes */
#if 1
#define LIW(REG, IMM) /* Load Immidiate Word */ \
{ \
int __reg = (REG); u32 __imm = (u32)(IMM); \
if ((s32)__imm == (s32)((s16)__imm)) \
{ \
LI(__reg, (s32)((s16)__imm)); \
} else if (__reg == 0) { \
LIS(__reg, (((u32)__imm)>>16)); \
if ((((u32)__imm) & 0xffff) != 0) \
{ \
ORI(__reg, __reg, __imm); \
} \
} else { \
if ((((u32)__imm) & 0xffff) == 0) { \
LIS(__reg, (((u32)__imm)>>16)); \
} else { \
LI(__reg, __imm); \
if ((__imm & 0x8000) == 0) { \
ADDIS(__reg, __reg, ((u32)__imm)>>16); \
} else { \
ADDIS(__reg, __reg, ((((u32)__imm)>>16) & 0xffff) + 1); \
} \
} \
/*if ((((u32)__imm) & 0xffff) != 0) \
{ \
ORI(__reg, __reg, __imm); \
}*/ \
} \
}
#else
#define LIW(REG, IMM) /* Load Immidiate Word */ \
{ \
int __reg = (REG); u32 __imm = (u32)(IMM); \
if ((s32)__imm == (s32)((s16)__imm)) \
{ \
LI(__reg, (s32)((s16)__imm)); \
} \
else \
{ \
LIS(__reg, (((u32)__imm)>>16)); \
if ((((u32)__imm) & 0xffff) != 0) \
{ \
ORI(__reg, __reg, __imm); \
} \
} \
}
#endif
|
