1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
|
/***************************************************************************
* Copyright (C) 2007 Ryan Schultz, PCSX-df Team, PCSX team *
* *
* This program is free software; you can redistribute it and/or modify *
* it under the terms of the GNU General Public License as published by *
* the Free Software Foundation; either version 2 of the License, or *
* (at your option) any later version. *
* *
* This program is distributed in the hope that it will be useful, *
* but WITHOUT ANY WARRANTY; without even the implied warranty of *
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
* GNU General Public License for more details. *
* *
* You should have received a copy of the GNU General Public License *
* along with this program; if not, write to the *
* Free Software Foundation, Inc., *
* 51 Franklin Street, Fifth Floor, Boston, MA 02111-1307 USA. *
***************************************************************************/
#ifndef __PSXDMA_H__
#define __PSXDMA_H__
#ifdef __cplusplus
extern "C" {
#endif
#include "psxcommon.h"
#include "r3000a.h"
#include "psxhw.h"
#include "psxmem.h"
#define GPUDMA_INT(eCycle) { \
psxRegs.interrupt |= (1 << PSXINT_GPUDMA); \
psxRegs.intCycle[PSXINT_GPUDMA].cycle = eCycle; \
psxRegs.intCycle[PSXINT_GPUDMA].sCycle = psxRegs.cycle; \
new_dyna_set_event(PSXINT_GPUDMA, eCycle); \
}
#define SPUDMA_INT(eCycle) { \
psxRegs.interrupt |= (1 << PSXINT_SPUDMA); \
psxRegs.intCycle[PSXINT_SPUDMA].cycle = eCycle; \
psxRegs.intCycle[PSXINT_SPUDMA].sCycle = psxRegs.cycle; \
new_dyna_set_event(PSXINT_SPUDMA, eCycle); \
}
#define MDECOUTDMA_INT(eCycle) { \
psxRegs.interrupt |= (1 << PSXINT_MDECOUTDMA); \
psxRegs.intCycle[PSXINT_MDECOUTDMA].cycle = eCycle; \
psxRegs.intCycle[PSXINT_MDECOUTDMA].sCycle = psxRegs.cycle; \
new_dyna_set_event(PSXINT_MDECOUTDMA, eCycle); \
}
#define MDECINDMA_INT(eCycle) { \
psxRegs.interrupt |= (1 << PSXINT_MDECINDMA); \
psxRegs.intCycle[PSXINT_MDECINDMA].cycle = eCycle; \
psxRegs.intCycle[PSXINT_MDECINDMA].sCycle = psxRegs.cycle; \
new_dyna_set_event(PSXINT_MDECINDMA, eCycle); \
}
#define GPUOTCDMA_INT(eCycle) { \
psxRegs.interrupt |= (1 << PSXINT_GPUOTCDMA); \
psxRegs.intCycle[PSXINT_GPUOTCDMA].cycle = eCycle; \
psxRegs.intCycle[PSXINT_GPUOTCDMA].sCycle = psxRegs.cycle; \
new_dyna_set_event(PSXINT_GPUOTCDMA, eCycle); \
}
#define CDRDMA_INT(eCycle) { \
psxRegs.interrupt |= (1 << PSXINT_CDRDMA); \
psxRegs.intCycle[PSXINT_CDRDMA].cycle = eCycle; \
psxRegs.intCycle[PSXINT_CDRDMA].sCycle = psxRegs.cycle; \
new_dyna_set_event(PSXINT_CDRDMA, eCycle); \
}
void psxDma2(u32 madr, u32 bcr, u32 chcr);
void psxDma3(u32 madr, u32 bcr, u32 chcr);
void psxDma4(u32 madr, u32 bcr, u32 chcr);
void psxDma6(u32 madr, u32 bcr, u32 chcr);
void gpuInterrupt();
void spuInterrupt();
void gpuotcInterrupt();
#ifdef __cplusplus
}
#endif
#endif
|
