summaryrefslogtreecommitdiff
path: root/3ds
diff options
context:
space:
mode:
authorhizzlekizzle2020-02-29 17:23:57 -0600
committerGitHub2020-02-29 17:23:57 -0600
commit3f2f57c982ffead643957db5b26931df4913596f (patch)
treee87ebc1ef6ed9d4b93e399d4d9e2e003a0e3386b /3ds
parentc513ecee59b088014369ab30af634a1cc06fda37 (diff)
parent6a50b8a68d5a0595dc78c90f5d0969021beb7ea1 (diff)
downloadpicogpsp-3f2f57c982ffead643957db5b26931df4913596f.tar.gz
picogpsp-3f2f57c982ffead643957db5b26931df4913596f.tar.bz2
picogpsp-3f2f57c982ffead643957db5b26931df4913596f.zip
Merge pull request #64 from justinweiss/3ds-fix-prefetch-abort
[3DS] Fix dynarec prefetch aborts
Diffstat (limited to '3ds')
-rw-r--r--3ds/3ds_cache_utils.S25
-rw-r--r--3ds/3ds_utils.c22
-rw-r--r--3ds/3ds_utils.h4
3 files changed, 49 insertions, 2 deletions
diff --git a/3ds/3ds_cache_utils.S b/3ds/3ds_cache_utils.S
new file mode 100644
index 0000000..c8df651
--- /dev/null
+++ b/3ds/3ds_cache_utils.S
@@ -0,0 +1,25 @@
+ .text
+ .arm
+ .balign 4
+
+ .func ctr_clear_cache_kernel
+ctr_clear_cache_kernel:
+ cpsid aif
+ mov r0, #0
+ mcr p15, 0, r0, c7, c10, 0 @ Clean entire data cache
+ mcr p15, 0, r0, c7, c10, 5 @ Data Memory Barrier
+ mcr p15, 0, r0, c7, c5, 0 @ Invalidate entire instruction cache / Flush BTB
+ mcr p15, 0, r0, c7, c10, 4 @ Data Sync Barrier
+ bx lr
+ .endfunc
+
+ @@ Clear the entire data cache / invalidate the instruction cache. Uses
+ @@ Rosalina svcCustomBackdoor to avoid svcBackdoor stack corruption
+ @@ during interrupts.
+ .global ctr_clear_cache
+ .func ctr_clear_cache
+ctr_clear_cache:
+ ldr r0, =ctr_clear_cache_kernel
+ svc 0x80 @ svcCustomBackdoor
+ bx lr
+ .endfunc
diff --git a/3ds/3ds_utils.c b/3ds/3ds_utils.c
index 4f8f9be..266eca0 100644
--- a/3ds/3ds_utils.c
+++ b/3ds/3ds_utils.c
@@ -7,6 +7,20 @@
typedef s32 (*ctr_callback_type)(void);
+void check_rosalina() {
+ int64_t version;
+ uint32_t major;
+
+ has_rosalina = false;
+
+ if (!svcGetSystemInfo(&version, 0x10000, 0)) {
+ major = GET_VERSION_MAJOR(version);
+
+ if (major >= 8)
+ has_rosalina = true;
+ }
+}
+
static void ctr_invalidate_ICache_kernel(void)
{
__asm__ volatile(
@@ -38,6 +52,10 @@ void ctr_flush_DCache(void)
void ctr_flush_invalidate_cache(void)
{
- ctr_flush_DCache();
- ctr_invalidate_ICache();
+ if (has_rosalina) {
+ ctr_clear_cache();
+ } else {
+ ctr_flush_DCache();
+ ctr_invalidate_ICache();
+ }
}
diff --git a/3ds/3ds_utils.h b/3ds/3ds_utils.h
index b16f2dc..beeb002 100644
--- a/3ds/3ds_utils.h
+++ b/3ds/3ds_utils.h
@@ -7,6 +7,10 @@ void ctr_flush_invalidate_cache(void);
extern __attribute((weak)) unsigned int __ctr_svchax;
+bool has_rosalina;
+void check_rosalina();
+void ctr_clear_cache(void);
+
void wait_for_input();
#define DEBUG_HOLD() do{printf("%s@%s:%d.\n",__FUNCTION__, __FILE__, __LINE__);fflush(stdout);wait_for_input();}while(0)
#define DEBUG_VAR(X) printf( "%-20s: 0x%08X\n", #X, (u32)(X))