summaryrefslogtreecommitdiff
path: root/arm
diff options
context:
space:
mode:
authortwinaphex2014-07-14 04:57:32 +0200
committertwinaphex2014-07-14 04:57:32 +0200
commit30b95e686b13d58be378169efd70511ce40a73a3 (patch)
tree68bd8a1907c59d6e3505eedc7220b585661468bb /arm
parent3af92d87a1a47c1291b5e04f1d12f84066ec248e (diff)
downloadpicogpsp-30b95e686b13d58be378169efd70511ce40a73a3.tar.gz
picogpsp-30b95e686b13d58be378169efd70511ce40a73a3.tar.bz2
picogpsp-30b95e686b13d58be378169efd70511ce40a73a3.zip
Take out GIZMONDO/POCKETPC ifdefs
Diffstat (limited to 'arm')
-rw-r--r--arm/arm_codegen.h42
1 files changed, 0 insertions, 42 deletions
diff --git a/arm/arm_codegen.h b/arm/arm_codegen.h
index 42b8795..df42519 100644
--- a/arm/arm_codegen.h
+++ b/arm/arm_codegen.h
@@ -59,48 +59,6 @@ void write_to_file(u32 val);
//write32(i);
/*{ *(u32*)translation_ptr = (i); translation_ptr += 4; } */
-#if defined(GIZMONDO) || defined(POCKETPC) /* Implemented but not working right yet for PPC */
-
-// --------------------------------------------------------------------------
-// These declarations for coredll are extracted from platform builder
-// source code
-// --------------------------------------------------------------------------
-
-/* Flags for CacheSync/CacheRangeFlush */
-#define CACHE_SYNC_DISCARD 0x001 /* write back & discard all cached data */
-#define CACHE_SYNC_INSTRUCTIONS 0x002 /* discard all cached instructions */
-#define CACHE_SYNC_WRITEBACK 0x004 /* write back but don't discard data cache*/
-#define CACHE_SYNC_FLUSH_I_TLB 0x008 /* flush I-TLB */
-#define CACHE_SYNC_FLUSH_D_TLB 0x010 /* flush D-TLB */
-#define CACHE_SYNC_FLUSH_TLB (CACHE_SYNC_FLUSH_I_TLB|CACHE_SYNC_FLUSH_D_TLB) /* flush all TLB */
-#define CACHE_SYNC_L2_WRITEBACK 0x020 /* write-back L2 Cache */
-#define CACHE_SYNC_L2_DISCARD 0x040 /* discard L2 Cache */
-
-#define CACHE_SYNC_ALL 0x07F /* sync and discard everything in Cache/TLB */
-
-extern "C" {
- void CacheSync(int flags);
-}
-#define CLEAR_INSN_CACHE(BEG, END) CacheSync(CACHE_SYNC_INSTRUCTIONS | CACHE_SYNC_WRITEBACK);
-
-#else
-
-#if 0
-#define CLEAR_INSN_CACHE(BEG, END) \
-{ \
- register unsigned long _beg __asm ("a1") = (unsigned long) (BEG); \
- register unsigned long _end __asm ("a2") = (unsigned long) (END); \
- register unsigned long _flg __asm ("a3") = 0; \
- register unsigned long _scno __asm ("r7") = 0xf0002; \
- __asm __volatile ("swi 0x9f0002 @ sys_cacheflush" \
- : "=r" (_beg) \
- : "0" (_beg), "r" (_end), "r" (_flg), "r" (_scno)); \
-}
-
-#endif
-
-#endif
-
#if defined(_MSC_VER) && !defined(ARM_NOIASM)
# define ARM_IASM(_expr) __easfdmit (_expr)
#else