diff options
author | neonloop | 2021-05-05 16:20:45 +0000 |
---|---|---|
committer | neonloop | 2021-05-05 16:20:45 +0000 |
commit | 3aa34f7503bbb03e9bcd191f8af4fd5faac66d2e (patch) | |
tree | 1be71c0b48ec866b604ab67aa7099be5f4c0283d /gpsp_config.h | |
parent | da0db18b9debadc6ff0241f39bbd9d78ab5328d2 (diff) | |
download | picogpsp-3aa34f7503bbb03e9bcd191f8af4fd5faac66d2e.tar.gz picogpsp-3aa34f7503bbb03e9bcd191f8af4fd5faac66d2e.tar.bz2 picogpsp-3aa34f7503bbb03e9bcd191f8af4fd5faac66d2e.zip |
Revert "Remove BIOS reserved translation area"
This reverts commit fb7ca09b019248b9a0aba481ea55386f71053d73.
It seems that commit broke rolling in Minish Cap when using the ARM dynarec.
Diffstat (limited to 'gpsp_config.h')
-rw-r--r-- | gpsp_config.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/gpsp_config.h b/gpsp_config.h index ea8db95..a3d8ce1 100644 --- a/gpsp_config.h +++ b/gpsp_config.h @@ -6,10 +6,12 @@ #if defined(PSP) #define ROM_TRANSLATION_CACHE_SIZE (1024 * 512 * 4) #define RAM_TRANSLATION_CACHE_SIZE (1024 * 384) + #define BIOS_TRANSLATION_CACHE_SIZE (1024 * 128) #define TRANSLATION_CACHE_LIMIT_THRESHOLD (1024) #else #define ROM_TRANSLATION_CACHE_SIZE (1024 * 512 * 4 * 5) #define RAM_TRANSLATION_CACHE_SIZE (1024 * 384 * 2) + #define BIOS_TRANSLATION_CACHE_SIZE (1024 * 128 * 2) #define TRANSLATION_CACHE_LIMIT_THRESHOLD (1024 * 32) #endif |