diff options
| author | neonloop | 2021-05-05 16:20:45 +0000 |
|---|---|---|
| committer | neonloop | 2021-05-05 16:20:45 +0000 |
| commit | 3aa34f7503bbb03e9bcd191f8af4fd5faac66d2e (patch) | |
| tree | 1be71c0b48ec866b604ab67aa7099be5f4c0283d /x86 | |
| parent | da0db18b9debadc6ff0241f39bbd9d78ab5328d2 (diff) | |
| download | picogpsp-3aa34f7503bbb03e9bcd191f8af4fd5faac66d2e.tar.gz picogpsp-3aa34f7503bbb03e9bcd191f8af4fd5faac66d2e.tar.bz2 picogpsp-3aa34f7503bbb03e9bcd191f8af4fd5faac66d2e.zip | |
Revert "Remove BIOS reserved translation area"
This reverts commit fb7ca09b019248b9a0aba481ea55386f71053d73.
It seems that commit broke rolling in Minish Cap when using the ARM dynarec.
Diffstat (limited to 'x86')
| -rw-r--r-- | x86/x86_stub.S | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/x86/x86_stub.S b/x86/x86_stub.S index 333c8fd..b110787 100644 --- a/x86/x86_stub.S +++ b/x86/x86_stub.S @@ -558,6 +558,8 @@ defsymbl(rom_translation_cache) .space ROM_TRANSLATION_CACHE_SIZE defsymbl(ram_translation_cache) .space RAM_TRANSLATION_CACHE_SIZE +defsymbl(bios_translation_cache) + .space BIOS_TRANSLATION_CACHE_SIZE #endif |