summaryrefslogtreecommitdiff
path: root/src/cpuaddr.h
blob: 920e9c51b0e7c1e9f0b7f66c9120e70d1b750400 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
/*
 * Snes9x - Portable Super Nintendo Entertainment System (TM) emulator.
 *
 * (c) Copyright 1996 - 2001 Gary Henderson (gary.henderson@ntlworld.com) and
 *                           Jerremy Koot (jkoot@snes9x.com)
 *
 * Super FX C emulator code
 * (c) Copyright 1997 - 1999 Ivar (ivar@snes9x.com) and
 *                           Gary Henderson.
 * Super FX assembler emulator code (c) Copyright 1998 zsKnight and _Demo_.
 *
 * DSP1 emulator code (c) Copyright 1998 Ivar, _Demo_ and Gary Henderson.
 * C4 asm and some C emulation code (c) Copyright 2000 zsKnight and _Demo_.
 * C4 C code (c) Copyright 2001 Gary Henderson (gary.henderson@ntlworld.com).
 *
 * DOS port code contains the works of other authors. See headers in
 * individual files.
 *
 * Snes9x homepage: http://www.snes9x.com
 *
 * Permission to use, copy, modify and distribute Snes9x in both binary and
 * source form, for non-commercial purposes, is hereby granted without fee,
 * providing that this license information and copyright notice appear with
 * all copies and any derived work.
 *
 * This software is provided 'as-is', without any express or implied
 * warranty. In no event shall the authors be held liable for any damages
 * arising from the use of this software.
 *
 * Snes9x is freeware for PERSONAL USE only. Commercial users should
 * seek permission of the copyright holders first. Commercial use includes
 * charging money for Snes9x or software derived from Snes9x.
 *
 * The copyright holders request that bug fixes and improvements to the code
 * should be forwarded to them so everyone can benefit from the modifications
 * in future versions.
 *
 * Super NES and Super Nintendo Entertainment System are trademarks of
 * Nintendo Co., Limited and its subsidiary companies.
 */

#ifdef CPUASM
#define  _CPUADDR_H_
#endif

#ifndef _CPUADDR_H_
#define _CPUADDR_H_

EXTERN_C long OpAddress;

static inline void Immediate8()
{
   OpAddress = ICPU.ShiftedPB + CPU.PC - CPU.PCBase;
   CPU.PC++;
}

static inline void Immediate16()
{
   OpAddress = ICPU.ShiftedPB + CPU.PC - CPU.PCBase;
   CPU.PC += 2;
}

static inline void Relative()
{
   signed char s9xInt8 = *CPU.PC++;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
#endif
   OpAddress = ((int)(CPU.PC - CPU.PCBase) + s9xInt8) & 0xffff;
}

static inline void RelativeLong()
{
#ifdef FAST_LSB_WORD_ACCESS
   OpAddress = *(uint16*) CPU.PC;
#else
   OpAddress = *CPU.PC + (*(CPU.PC + 1) << 8);
#endif
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeedx2 + ONE_CYCLE;
#endif
   CPU.PC += 2;
   OpAddress += (CPU.PC - CPU.PCBase);
   OpAddress &= 0xffff;
}

static inline void AbsoluteIndexedIndirect()
{
#ifdef FAST_LSB_WORD_ACCESS
   OpAddress = (Registers.X.W + * (uint16*) CPU.PC) & 0xffff;
#else
   OpAddress = (Registers.X.W + *CPU.PC + (*(CPU.PC + 1) << 8)) & 0xffff;
#endif
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeedx2;
#endif
   CPU.PC += 2;
   OpAddress = S9xGetWord(ICPU.ShiftedPB + OpAddress);
}

static inline void AbsoluteIndirectLong()
{
#ifdef FAST_LSB_WORD_ACCESS
   OpAddress = *(uint16*) CPU.PC;
#else
   OpAddress = *CPU.PC + (*(CPU.PC + 1) << 8);
#endif

#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeedx2;
#endif
   CPU.PC += 2;
   OpAddress = S9xGetWord(OpAddress) | (S9xGetByte(OpAddress + 2) << 16);
}

static inline void AbsoluteIndirect()
{
#ifdef FAST_LSB_WORD_ACCESS
   OpAddress = *(uint16*) CPU.PC;
#else
   OpAddress = *CPU.PC + (*(CPU.PC + 1) << 8);
#endif

#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeedx2;
#endif
   CPU.PC += 2;
   OpAddress = S9xGetWord(OpAddress) + ICPU.ShiftedPB;
}

static inline void Absolute()
{
#ifdef FAST_LSB_WORD_ACCESS
   OpAddress = *(uint16*) CPU.PC + ICPU.ShiftedDB;
#else
   OpAddress = *CPU.PC + (*(CPU.PC + 1) << 8) + ICPU.ShiftedDB;
#endif
   CPU.PC += 2;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeedx2;
#endif
}

static inline void AbsoluteLong()
{
#ifdef FAST_LSB_WORD_ACCESS
   OpAddress = (*(uint32*) CPU.PC) & 0xffffff;
#else
   OpAddress = *CPU.PC + (*(CPU.PC + 1) << 8) + (*(CPU.PC + 2) << 16);
#endif
   CPU.PC += 3;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeedx2 + CPU.MemSpeed;
#endif
}

static inline void Direct(void)
{
   OpAddress = (*CPU.PC++ + Registers.D.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
#endif
   //    if (Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
}

static inline void DirectIndirectIndexed()
{
   OpAddress = (*CPU.PC++ + Registers.D.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
#endif

   OpAddress = ICPU.ShiftedDB + S9xGetWord(OpAddress) + Registers.Y.W;

   //    if (Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
   // XXX: always add one if STA
   // XXX: else Add one cycle if crosses page boundary
}

static inline void DirectIndirectIndexedLong()
{
   OpAddress = (*CPU.PC++ + Registers.D.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
#endif

   OpAddress = S9xGetWord(OpAddress) + (S9xGetByte(OpAddress + 2) << 16) +
               Registers.Y.W;
   //    if (Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
}

static inline void DirectIndexedIndirect(void)
{
   OpAddress = (*CPU.PC++ + Registers.D.W + Registers.X.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
#endif

   OpAddress = S9xGetWord(OpAddress) + ICPU.ShiftedDB;

#ifdef VAR_CYCLES
   //    if (Registers.DL != 0)
   // CPU.Cycles += TWO_CYCLES;
   //    else
   CPU.Cycles += ONE_CYCLE;
#endif
}

static inline void DirectIndexedX()
{
   OpAddress = (*CPU.PC++ + Registers.D.W + Registers.X.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
#endif

#ifdef VAR_CYCLES
   //    if (Registers.DL != 0)
   // CPU.Cycles += TWO_CYCLES;
   //    else
   CPU.Cycles += ONE_CYCLE;
#endif
}

static inline void DirectIndexedY()
{
   OpAddress = (*CPU.PC++ + Registers.D.W + Registers.Y.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
#endif

#ifdef VAR_CYCLES
   //    if (Registers.DL != 0)
   // CPU.Cycles += TWO_CYCLES;
   //    else
   CPU.Cycles += ONE_CYCLE;
#endif
}

static inline void AbsoluteIndexedX()
{
#ifdef FAST_LSB_WORD_ACCESS
   OpAddress = ICPU.ShiftedDB + *(uint16*) CPU.PC + Registers.X.W;
#else
   OpAddress = ICPU.ShiftedDB + *CPU.PC + (*(CPU.PC + 1) << 8) +
               Registers.X.W;
#endif
   CPU.PC += 2;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeedx2;
#endif
   // XXX: always add one cycle for ROL, LSR, etc
   // XXX: else is cross page boundary add one cycle
}

static inline void AbsoluteIndexedY()
{
#ifdef FAST_LSB_WORD_ACCESS
   OpAddress = ICPU.ShiftedDB + *(uint16*) CPU.PC + Registers.Y.W;
#else
   OpAddress = ICPU.ShiftedDB + *CPU.PC + (*(CPU.PC + 1) << 8) +
               Registers.Y.W;
#endif
   CPU.PC += 2;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeedx2;
#endif
   // XXX: always add cycle for STA
   // XXX: else is cross page boundary add one cycle
}

static inline void AbsoluteLongIndexedX()
{
#ifdef FAST_LSB_WORD_ACCESS
   OpAddress = (*(uint32*) CPU.PC + Registers.X.W) & 0xffffff;
#else
   OpAddress = (*CPU.PC + (*(CPU.PC + 1) << 8) + (*(CPU.PC + 2) << 16) + Registers.X.W) & 0xffffff;
#endif
   CPU.PC += 3;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeedx2 + CPU.MemSpeed;
#endif
}

static inline void DirectIndirect()
{
   OpAddress = (*CPU.PC++ + Registers.D.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
#endif
   OpAddress = S9xGetWord(OpAddress) + ICPU.ShiftedDB;

   //    if (Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
}

static inline void DirectIndirectLong()
{
   OpAddress = (*CPU.PC++ + Registers.D.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
#endif
   OpAddress = S9xGetWord(OpAddress) +
               (S9xGetByte(OpAddress + 2) << 16);
   //    if (Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
}

static inline void StackRelative()
{
   OpAddress = (*CPU.PC++ + Registers.S.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
   CPU.Cycles += ONE_CYCLE;
#endif
}

static inline void StackRelativeIndirectIndexed()
{
   OpAddress = (*CPU.PC++ + Registers.S.W) & 0xffff;
#ifdef VAR_CYCLES
   CPU.Cycles += CPU.MemSpeed;
   CPU.Cycles += TWO_CYCLES;
#endif
   OpAddress = (S9xGetWord(OpAddress) + ICPU.ShiftedDB +
                Registers.Y.W) & 0xffffff;
}
#endif