summaryrefslogtreecommitdiff
path: root/src/spc700/debug/apu.h
blob: dd0451c536f1d17e3592e3882759404989a2f6e4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
/*
 * Snes9x - Portable Super Nintendo Entertainment System (TM) emulator.
 *
 * (c) Copyright 1996 - 2001 Gary Henderson (gary.henderson@ntlworld.com) and
 *                           Jerremy Koot (jkoot@snes9x.com)
 *
 * Super FX C emulator code 
 * (c) Copyright 1997 - 1999 Ivar (ivar@snes9x.com) and
 *                           Gary Henderson.
 * Super FX assembler emulator code (c) Copyright 1998 zsKnight and _Demo_.
 *
 * DSP1 emulator code (c) Copyright 1998 Ivar, _Demo_ and Gary Henderson.
 * C4 asm and some C emulation code (c) Copyright 2000 zsKnight and _Demo_.
 * C4 C code (c) Copyright 2001 Gary Henderson (gary.henderson@ntlworld.com).
 *
 * DOS port code contains the works of other authors. See headers in
 * individual files.
 *
 * Snes9x homepage: http://www.snes9x.com
 *
 * Permission to use, copy, modify and distribute Snes9x in both binary and
 * source form, for non-commercial purposes, is hereby granted without fee,
 * providing that this license information and copyright notice appear with
 * all copies and any derived work.
 *
 * This software is provided 'as-is', without any express or implied
 * warranty. In no event shall the authors be held liable for any damages
 * arising from the use of this software.
 *
 * Snes9x is freeware for PERSONAL USE only. Commercial users should
 * seek permission of the copyright holders first. Commercial use includes
 * charging money for Snes9x or software derived from Snes9x.
 *
 * The copyright holders request that bug fixes and improvements to the code
 * should be forwarded to them so everyone can benefit from the modifications
 * in future versions.
 *
 * Super NES and Super Nintendo Entertainment System are trademarks of
 * Nintendo Co., Limited and its subsidiary companies.
 */
#ifndef _apu_h_
#define _apu_h_

#include "spc700.h"

/*
typedef union
{
    struct { uint8 A, Y; } B;
    uint16 W;
} YAndA;
*/

struct SIAPU
{
    uint8  *DirectPage;        // 0x00
    uint32 Address;            // 0x04  c core only
    uint8  *WaitAddress1;      // 0x08
    uint8  *WaitAddress2;      // 0x0C
    uint32 WaitCounter;        // 0x10
    uint8  *ShadowRAM;         // 0x14
    uint8  *CachedSamples;     // 0x18
    uint8  _Carry;             // 0x1C  c core only
    uint8  _Overflow;          // 0x1D  c core only
    uint8  Bit;                // 0x1E  c core only
    uint8  pad0;
    uint32 TimerErrorCounter;  // 0x20
    uint32 Scanline;           // 0x24
    int32  OneCycle;           // 0x28
    int32  TwoCycles;          // 0x2C
    // notaz: reordered and moved everything here, for faster context load/save
	uint32 *asmJumpTab;        // 0x30
    uint8  *PC;                // 0x34
    YAndA  YA;                 // 0x38  0x0000YYAA
	uint8  P;                  // 0x3C  flags: NODBHIZC
    uint8  pad1;
    uint8  pad2;
	uint8  _Zero;              // 0x3F  Z=0, when this!=0; also stores neg flag in &0x80
    uint8  X;                  // 0x40
    uint8  S;                  // 0x41  stack pointer, default: 0xff
    uint16 pad3;
    uint8  *RAM;               // 0x44
	uint8  *ExtraRAM;          // 0x48  shortcut to APU.ExtraRAM

	uint16 memread_addr;
	uint8  memread_data;
	uint16 memwrite_addr;
	uint8  memwrite_data;
	int    icount;
	uint8  opcode;
	uint16 ya_prev;
	uint8  x_prev;
};

struct SAPU
{
    int32  Cycles;
    bool8  ShowROM;
    uint8  Flags;
    uint8  KeyedChannels;
    uint8  OutPorts [4];
    uint8  DSP [0x80];
    uint8  ExtraRAM [64];
    uint16 Timer [3];
    uint16 TimerTarget [3];
    bool8  TimerEnabled [3];
    bool8  TimerValueWritten [3];
};

EXTERN_C struct SAPU APU;
EXTERN_C struct SIAPU IAPU;
EXTERN_C struct SIAPU IAPU2;
EXTERN_C struct SIAPU *pIAPU;

STATIC inline void S9xAPUUnpackStatus()
{
    IAPU._Zero     =((IAPU.P & Zero) == 0) | (IAPU.P & Negative);
    IAPU._Carry    = (IAPU.P & Carry);
    IAPU._Overflow = (IAPU.P & Overflow);
}

STATIC inline void S9xAPUPackStatus()
{
    IAPU.P &= ~(Zero | Negative | Carry | Overflow);
    if(IAPU._Carry)       IAPU.P |= Carry;
    if(!IAPU._Zero)       IAPU.P |= Zero;
    if(IAPU._Overflow)    IAPU.P |= Overflow;
    if(IAPU._Zero & 0x80) IAPU.P |= Negative;
}

START_EXTERN_C
void S9xResetAPU (void);
bool8 S9xInitAPU ();
void S9xDeinitAPU ();
void S9xDecacheSamples ();
int S9xTraceAPU ();
int S9xAPUOPrint (char *buffer, uint16 Address);
void S9xSetAPUControl (uint8 byte);
void S9xSetAPUDSP (uint8 byte);
uint8 S9xGetAPUDSP ();
void S9xSetAPUTimer (uint16 Address, uint8 byte);
bool8 S9xInitSound (int quality, bool8 stereo, int buffer_size);
void S9xOpenCloseSoundTracingFile (bool8);
void S9xPrintAPUState ();
extern int32 S9xAPUCycles [256];	// Scaled cycle lengths
extern int32 S9xAPUCycleLengths [256];	// Raw data.
extern void (*S9xApuOpcodes [256]) (void);
extern void (*S9xApuOpcodesReal [256]) (void);
void APUCompare();
END_EXTERN_C


#define APU_VOL_LEFT 0x00
#define APU_VOL_RIGHT 0x01
#define APU_P_LOW 0x02
#define APU_P_HIGH 0x03
#define APU_SRCN 0x04
#define APU_ADSR1 0x05
#define APU_ADSR2 0x06
#define APU_GAIN 0x07
#define APU_ENVX 0x08
#define APU_OUTX 0x09

#define APU_MVOL_LEFT 0x0c
#define APU_MVOL_RIGHT 0x1c
#define APU_EVOL_LEFT 0x2c
#define APU_EVOL_RIGHT 0x3c
#define APU_KON 0x4c
#define APU_KOFF 0x5c
#define APU_FLG 0x6c
#define APU_ENDX 0x7c

#define APU_EFB 0x0d
#define APU_PMON 0x2d
#define APU_NON 0x3d
#define APU_EON 0x4d
#define APU_DIR 0x5d
#define APU_ESA 0x6d
#define APU_EDL 0x7d

#define APU_C0 0x0f
#define APU_C1 0x1f
#define APU_C2 0x2f
#define APU_C3 0x3f
#define APU_C4 0x4f
#define APU_C5 0x5f
#define APU_C6 0x6f
#define APU_C7 0x7f

#define APU_SOFT_RESET 0x80
#define APU_MUTE 0x40
#define APU_ECHO_DISABLED 0x20

#define FREQUENCY_MASK 0x3fff
#endif