Age | Commit message (Collapse) | Author | |
---|---|---|---|
2012-12-18 | Un-inline a bunch of stuff. | Nebuleon Fumika | |
With the MIPS instruction cache, this means that two consecutive SNES CPU instructions using e.g. the same addressing style or the same opcode have a chance that the second one will use the first one's code and that it will be cached. | |||
2012-12-17 | Remove more unneeded files. | Nebuleon Fumika | |
2012-12-17 | Makefile overhaul. | Nebuleon Fumika | |
2012-12-17 | Optimise for size. Allow the build process to use multiple CPU cores with ↵ | Nebuleon Fumika | |
make -jN. | |||
2011-03-05 | first commit | Kitty Draper | |