blob: d4b714486a62b2f46216d72df5c5917f835daa67 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
#ifndef __DS2_CPU_H__
#define __DS2_CPU_H__
#ifdef __cplusplus
extern "C" {
#endif
//exception handle
//cache operationr
//invalidate instruction cache
extern void __icache_invalidate_all(void);
//invalidate data cache
extern void __dcache_invalidate_all(void);
//data cache writeback
extern void __dcache_writeback_all(void);
//data cache writeback and invalidate
extern void _dcache_wback_inv(unsigned long addr, unsigned long size);
//interruption operation
//clear CPU's interrupt state and enable global interrupt
extern void sti(void);
//disable global interrupt
extern void cli(void);
//disable global interrupt and store the global interrupt state
//return: interrupt state
extern unsigned int spin_lock_irqsave(void);
//restore global interrupt state
extern void spin_unlock_irqrestore(unsigned int val);
//CPU frequence
//There are 14 levels, 0 to 13, 13 level have the highest clock frequence
extern int ds2_setCPUclocklevel(unsigned int num);
//print colock frequence CPU
extern void printf_clock(void);
//delay n us
extern void udelay(unsigned int usec);
//delay n ms
extern void mdelay(unsigned int msec);
#ifdef __cplusplus
}
#endif
#endif //__DS2_CPU_H__
|
