aboutsummaryrefslogtreecommitdiff
path: root/source/cpuaddr.h
blob: 91a0347238a924bd85f9dac9f56bedfc3b382b12 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
/*******************************************************************************
  Snes9x - Portable Super Nintendo Entertainment System (TM) emulator.
 
  (c) Copyright 1996 - 2002 Gary Henderson (gary.henderson@ntlworld.com) and
                            Jerremy Koot (jkoot@snes9x.com)

  (c) Copyright 2001 - 2004 John Weidman (jweidman@slip.net)

  (c) Copyright 2002 - 2004 Brad Jorsch (anomie@users.sourceforge.net),
                            funkyass (funkyass@spam.shaw.ca),
                            Joel Yliluoma (http://iki.fi/bisqwit/)
                            Kris Bleakley (codeviolation@hotmail.com),
                            Matthew Kendora,
                            Nach (n-a-c-h@users.sourceforge.net),
                            Peter Bortas (peter@bortas.org) and
                            zones (kasumitokoduck@yahoo.com)

  C4 x86 assembler and some C emulation code
  (c) Copyright 2000 - 2003 zsKnight (zsknight@zsnes.com),
                            _Demo_ (_demo_@zsnes.com), and Nach

  C4 C++ code
  (c) Copyright 2003 Brad Jorsch

  DSP-1 emulator code
  (c) Copyright 1998 - 2004 Ivar (ivar@snes9x.com), _Demo_, Gary Henderson,
                            John Weidman, neviksti (neviksti@hotmail.com),
                            Kris Bleakley, Andreas Naive

  DSP-2 emulator code
  (c) Copyright 2003 Kris Bleakley, John Weidman, neviksti, Matthew Kendora, and
                     Lord Nightmare (lord_nightmare@users.sourceforge.net

  OBC1 emulator code
  (c) Copyright 2001 - 2004 zsKnight, pagefault (pagefault@zsnes.com) and
                            Kris Bleakley
  Ported from x86 assembler to C by sanmaiwashi

  SPC7110 and RTC C++ emulator code
  (c) Copyright 2002 Matthew Kendora with research by
                     zsKnight, John Weidman, and Dark Force

  S-DD1 C emulator code
  (c) Copyright 2003 Brad Jorsch with research by
                     Andreas Naive and John Weidman
 
  S-RTC C emulator code
  (c) Copyright 2001 John Weidman
  
  ST010 C++ emulator code
  (c) Copyright 2003 Feather, Kris Bleakley, John Weidman and Matthew Kendora

  Super FX x86 assembler emulator code 
  (c) Copyright 1998 - 2003 zsKnight, _Demo_, and pagefault 

  Super FX C emulator code 
  (c) Copyright 1997 - 1999 Ivar, Gary Henderson and John Weidman


  SH assembler code partly based on x86 assembler code
  (c) Copyright 2002 - 2004 Marcus Comstedt (marcus@mc.pp.se) 

 
  Specific ports contains the works of other authors. See headers in
  individual files.
 
  Snes9x homepage: http://www.snes9x.com
 
  Permission to use, copy, modify and distribute Snes9x in both binary and
  source form, for non-commercial purposes, is hereby granted without fee,
  providing that this license information and copyright notice appear with
  all copies and any derived work.
 
  This software is provided 'as-is', without any express or implied
  warranty. In no event shall the authors be held liable for any damages
  arising from the use of this software.
 
  Snes9x is freeware for PERSONAL USE only. Commercial users should
  seek permission of the copyright holders first. Commercial use includes
  charging money for Snes9x or software derived from Snes9x.
 
  The copyright holders request that bug fixes and improvements to the code
  should be forwarded to them so everyone can benefit from the modifications
  in future versions.
 
  Super NES and Super Nintendo Entertainment System are trademarks of
  Nintendo Co., Limited and its subsidiary companies.
*******************************************************************************/

#ifndef _CPUADDR_H_
#define _CPUADDR_H_

typedef enum {
    NONE = 0,
    READ = 1,
    WRITE = 2,
    MODIFY = 3,
    JUMP = 4
} AccessMode;

EXTERN_C long OpAddress;

// The type for a function that can run after the addressing mode is resolved:
// void NAME (long Addr) {...}
typedef void (*InternalOp) (long);

/*
 * The addressing modes in this file do not update the OpAddress variable.
 * Rather, they pass the address they calculate to the operation that needs to
 * be done with it. If you need the calculated value, set a passthrough
 * that gets the calculated address from the internal op and then updates the
 * OpAddress variable.
 *
 * Not updating the OpAddress variable saves a few memory storage instructions
 * per SNES instruction.
 * Calling the operation at the end of the addressing mode calculation saves
 * one return instruction per SNES instruction, because the code can just
 * jump from one to the other.
 */

static void Immediate8 (AccessMode a, InternalOp op)
{
    long Addr = ICPU.ShiftedPB + CPU.PC - CPU.PCBase;
    CPU.PC++;
    (*op)(Addr);
}

static void Immediate16 (AccessMode a, InternalOp op)
{
    long Addr = ICPU.ShiftedPB + CPU.PC - CPU.PCBase;
    CPU.PC += 2;
    (*op)(Addr);
}

static void Relative (AccessMode a, InternalOp op)
{
    int8 Int8 = *CPU.PC++;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed;
#endif    
    long Addr = ((int) (CPU.PC - CPU.PCBase) + Int8) & 0xffff;
    (*op)(Addr);
}

static void RelativeLong (AccessMode a, InternalOp op)
{
    long Addr;
#ifdef FAST_LSB_WORD_ACCESS
    Addr = *(uint16 *) CPU.PC;
#else
    Addr = *CPU.PC + (*(CPU.PC + 1) << 8);
#endif
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeedx2 + ONE_CYCLE;
#endif
    CPU.PC += 2;
    Addr += (CPU.PC - CPU.PCBase);
    Addr &= 0xffff;
    (*op)(Addr);
}

static void AbsoluteIndexedIndirect (AccessMode a, InternalOp op)
{
    long Addr;
#ifdef FAST_LSB_WORD_ACCESS
    Addr = (ICPU.Registers.X.W + *(uint16 *) CPU.PC) & 0xffff;
#else
    Addr = (ICPU.Registers.X.W + *CPU.PC + (*(CPU.PC + 1) << 8)) & 0xffff;
#endif
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeedx2;
#endif
#ifndef NO_OPEN_BUS
    OpenBus = *(CPU.PC + 1);
#endif
    CPU.PC += 2;
    Addr = S9xGetWord (ICPU.ShiftedPB + Addr);
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = (uint8)(Addr>>8);
#endif
    (*op)(Addr);
}

static void AbsoluteIndirectLong (AccessMode a, InternalOp op)
{
    long Addr;
#ifdef FAST_LSB_WORD_ACCESS
    Addr = *(uint16 *) CPU.PC;
#else
    Addr = *CPU.PC + (*(CPU.PC + 1) << 8);
#endif

#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeedx2;
#endif
#ifndef NO_OPEN_BUS
    OpenBus = *(CPU.PC + 1);
#endif
    CPU.PC += 2;
#ifndef NO_OPEN_BUS
    if(a&READ) {
	Addr = S9xGetWord (Addr) | ((OpenBus=S9xGetByte (Addr + 2)) << 16);
    } else {
#endif
    Addr = S9xGetWord (Addr) | (S9xGetByte (Addr + 2) << 16);
#ifndef NO_OPEN_BUS
    }
#endif
    (*op)(Addr);
}

static void AbsoluteIndirect (AccessMode a, InternalOp op)
{
    long Addr;
#ifdef FAST_LSB_WORD_ACCESS
    Addr = *(uint16 *) CPU.PC;
#else
    Addr = *CPU.PC + (*(CPU.PC + 1) << 8);
#endif

#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeedx2;
#endif
#ifndef NO_OPEN_BUS
    OpenBus = *(CPU.PC + 1);
#endif
    CPU.PC += 2;
    Addr = S9xGetWord (Addr);
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = (uint8)(Addr>>8);
#endif
    Addr += ICPU.ShiftedPB;
    (*op)(Addr);
}

static void Absolute (AccessMode a, InternalOp op)
{
    long Addr;
#ifdef FAST_LSB_WORD_ACCESS
    Addr = *(uint16 *) CPU.PC + ICPU.ShiftedDB;
#else
    Addr = *CPU.PC + (*(CPU.PC + 1) << 8) + ICPU.ShiftedDB;
#endif
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = *(CPU.PC+1);
#endif
    CPU.PC += 2;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeedx2;
#endif
    (*op)(Addr);
}

static void AbsoluteLong (AccessMode a, InternalOp op)
{
    long Addr;
#ifdef FAST_LSB_WORD_ACCESS
    Addr = (*(uint32 *) CPU.PC) & 0xffffff;
#elif defined FAST_ALIGNED_LSB_WORD_ACCESS
    if (((int) CPU.PC & 1) == 0)
        Addr = (*(uint16 *) CPU.PC) + (*(CPU.PC + 2) << 16);
    else
        Addr = *CPU.PC + ((*(uint16 *) (CPU.PC + 1)) << 8);
#else
    Addr = *CPU.PC + (*(CPU.PC + 1) << 8) + (*(CPU.PC + 2) << 16);
#endif
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = *(CPU.PC+2);
#endif
    CPU.PC += 3;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeedx2 + CPU.MemSpeed;
#endif
    (*op)(Addr);
}

static void Direct(AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.D.W) & 0xffff;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed;
#endif
//    if (ICPU.Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
    (*op)(Addr);
}

static void DirectIndirectIndexed (AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
    OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.D.W) & 0xffff;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed;
#endif

    Addr = S9xGetWord (Addr);
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = (uint8)(Addr>>8);
#endif
    Addr += ICPU.ShiftedDB + ICPU.Registers.Y.W;

//    if (ICPU.Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
    // XXX: always add one if STA
    // XXX: else Add one cycle if crosses page boundary
    (*op)(Addr);
}

static void DirectIndirectIndexedLong (AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
    OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.D.W) & 0xffff;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed;
#endif

#ifndef NO_OPEN_BUS
    if(a&READ){
	Addr = S9xGetWord (Addr) + ((OpenBus = S9xGetByte (Addr + 2)) << 16) + ICPU.Registers.Y.W;
    } else {
#endif
	Addr = S9xGetWord (Addr) + (S9xGetByte (Addr + 2) << 16) + ICPU.Registers.Y.W;
#ifndef NO_OPEN_BUS
    }
#endif
//    if (ICPU.Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
    (*op)(Addr);
}

static void DirectIndexedIndirect(AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
    OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.D.W + ICPU.Registers.X.W) & 0xffff;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed;
#endif

    Addr = S9xGetWord (Addr);
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = (uint8)(Addr>>8);
#endif
    Addr += ICPU.ShiftedDB;

#ifndef SA1_OPCODES
//    if (ICPU.Registers.DL != 0)
//	CPU.Cycles += TWO_CYCLES;
//    else
	CPU.Cycles += ONE_CYCLE;
#endif
    (*op)(Addr);
}

static void DirectIndexedX (AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
	if(a&READ) OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.D.W + ICPU.Registers.X.W);
    Addr &= CheckEmulation() ? 0xff : 0xffff;

#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed + ONE_CYCLE;
//    if (ICPU.Registers.DL != 0)
//	CPU.Cycles += TWO_CYCLES;
//    else
//	CPU.Cycles += ONE_CYCLE;
#endif
    (*op)(Addr);
}

static void DirectIndexedY (AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
	if(a&READ) OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.D.W + ICPU.Registers.Y.W);
    Addr &= CheckEmulation() ? 0xff : 0xffff;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed + ONE_CYCLE;
//    if (ICPU.Registers.DL != 0)
//	CPU.Cycles += TWO_CYCLES;
//    else
//	CPU.Cycles += ONE_CYCLE;
#endif
    (*op)(Addr);
}

static void AbsoluteIndexedX (AccessMode a, InternalOp op)
{
    long Addr;
#ifdef FAST_LSB_WORD_ACCESS
    Addr = ICPU.ShiftedDB + *(uint16 *) CPU.PC + ICPU.Registers.X.W;
#else
    Addr = ICPU.ShiftedDB + *CPU.PC + (*(CPU.PC + 1) << 8) +
		ICPU.Registers.X.W;
#endif
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = *(CPU.PC+1);
#endif
    CPU.PC += 2;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeedx2;
#endif
    // XXX: always add one cycle for ROL, LSR, etc
    // XXX: else is cross page boundary add one cycle
    (*op)(Addr);
}

static void AbsoluteIndexedY (AccessMode a, InternalOp op)
{
    long Addr;
#ifdef FAST_LSB_WORD_ACCESS
    Addr = ICPU.ShiftedDB + *(uint16 *) CPU.PC + ICPU.Registers.Y.W;
#else
    Addr = ICPU.ShiftedDB + *CPU.PC + (*(CPU.PC + 1) << 8) +
		ICPU.Registers.Y.W;
#endif    
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = *(CPU.PC+1);
#endif
    CPU.PC += 2;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeedx2;
#endif
    // XXX: always add cycle for STA
    // XXX: else is cross page boundary add one cycle
    (*op)(Addr);
}

static void AbsoluteLongIndexedX (AccessMode a, InternalOp op)
{
    long Addr;
#ifdef FAST_LSB_WORD_ACCESS
    Addr = (*(uint32 *) CPU.PC + ICPU.Registers.X.W) & 0xffffff;
#elif defined FAST_ALIGNED_LSB_WORD_ACCESS
    if (((int) CPU.PC & 1) == 0)
        Addr = ((*(uint16 *) CPU.PC) + (*(CPU.PC + 2) << 16) + ICPU.Registers.X.W) & 0xFFFFFF;
    else
        Addr = (*CPU.PC + ((*(uint16 *) (CPU.PC + 1)) << 8) + ICPU.Registers.X.W) & 0xFFFFFF;
#else
    Addr = (*CPU.PC + (*(CPU.PC + 1) << 8) + (*(CPU.PC + 2) << 16) + ICPU.Registers.X.W) & 0xffffff;
#endif
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = *(CPU.PC+2);
#endif
    CPU.PC += 3;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeedx2 + CPU.MemSpeed;
#endif
    (*op)(Addr);
}

static void DirectIndirect (AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
    OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.D.W) & 0xffff;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed;
#endif
    Addr = S9xGetWord (Addr);
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = (uint8)(Addr>>8);
#endif
    Addr += ICPU.ShiftedDB;

//    if (ICPU.Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
    (*op)(Addr);
}

static void DirectIndirectLong (AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
    OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.D.W) & 0xffff;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed;
#endif
#ifndef NO_OPEN_BUS
    if(a&READ){
	Addr = S9xGetWord (Addr) + ((OpenBus=S9xGetByte (Addr + 2)) << 16);
    } else {
#endif
	Addr = S9xGetWord (Addr) + (S9xGetByte (Addr + 2) << 16);
#ifndef NO_OPEN_BUS
    }
#endif
//    if (ICPU.Registers.DL != 0) CPU.Cycles += ONE_CYCLE;
    (*op)(Addr);
}

static void StackRelative (AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.S.W) & 0xffff;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed + ONE_CYCLE;
#endif
    (*op)(Addr);
}

static void StackRelativeIndirectIndexed (AccessMode a, InternalOp op)
{
#ifndef NO_OPEN_BUS
    OpenBus = *CPU.PC;
#endif
    long Addr = (*CPU.PC++ + ICPU.Registers.S.W) & 0xffff;
#ifndef SA1_OPCODES
    CPU.Cycles += CPU.MemSpeed + TWO_CYCLES;
#endif
    Addr = S9xGetWord (Addr);
#ifndef NO_OPEN_BUS
    if(a&READ) OpenBus = (uint8)(Addr>>8);
#endif
    Addr = (Addr + ICPU.ShiftedDB +
		 ICPU.Registers.Y.W) & 0xffffff;
    (*op)(Addr);
}
#endif