diff options
| author | aliaspider | 2015-04-08 10:20:32 +0100 |
|---|---|---|
| committer | aliaspider | 2015-04-08 10:20:32 +0100 |
| commit | 5b6683bb939d5930e5cd69a5b49aa03523ce3ea3 (patch) | |
| tree | 3a4ff0fb85db7e5fa5c94ceb19882f92677a7ce3 /cpu_threaded.c | |
| parent | d4caae665f187e242f3b1d3867ecb71fed27dc04 (diff) | |
| download | picogpsp-5b6683bb939d5930e5cd69a5b49aa03523ce3ea3.tar.gz picogpsp-5b6683bb939d5930e5cd69a5b49aa03523ce3ea3.tar.bz2 picogpsp-5b6683bb939d5930e5cd69a5b49aa03523ce3ea3.zip | |
(3DS) enable dynarec support, works only with ninjahax.
Diffstat (limited to 'cpu_threaded.c')
| -rw-r--r-- | cpu_threaded.c | 12 |
1 files changed, 11 insertions, 1 deletions
diff --git a/cpu_threaded.c b/cpu_threaded.c index 41ea483..5f52cb7 100644 --- a/cpu_threaded.c +++ b/cpu_threaded.c @@ -34,6 +34,13 @@ u8* bios_translation_cache; u8 *rom_translation_ptr; u8 *ram_translation_ptr; u8 *bios_translation_ptr; +#elif defined(_3DS) +u8 __attribute__((aligned(0x1000))) rom_translation_cache[ROM_TRANSLATION_CACHE_SIZE]; +u8 __attribute__((aligned(0x1000))) ram_translation_cache[RAM_TRANSLATION_CACHE_SIZE]; +u8 __attribute__((aligned(0x1000))) bios_translation_cache[BIOS_TRANSLATION_CACHE_SIZE]; +u8 *rom_translation_ptr = rom_translation_cache; +u8 *ram_translation_ptr = ram_translation_cache; +u8 *bios_translation_ptr = bios_translation_cache; #elif defined(ARM_MEMORY_DYNAREC) __asm__(".section .jit,\"awx\",%progbits"); @@ -226,7 +233,10 @@ extern u8 bit_count[256]; #if defined(PSP_BUILD) #define translate_invalidate_dcache() sceKernelDcacheWritebackAll() - +#elif defined(_3DS) +int32_t HB_FlushInvalidateCache(); +#define translate_invalidate_dcache() HB_FlushInvalidateCache() +#define invalidate_icache_region(addr, size) (void)0 #elif defined(ARM_ARCH) static int sys_cacheflush(void *addr, unsigned long size) { |