diff options
author | Max Horn | 2011-05-02 15:38:56 +0200 |
---|---|---|
committer | Max Horn | 2011-05-02 16:31:30 +0200 |
commit | 58eebff8039bb5cfc9a66bcfadfe078abb94556f (patch) | |
tree | fad58f534cef52a69772a2bc403c834410238ca8 /audio/softsynth/sid.h | |
parent | 185337f6a5afc72deec54e11d3ff70d76463d9bf (diff) | |
download | scummvm-rg350-58eebff8039bb5cfc9a66bcfadfe078abb94556f.tar.gz scummvm-rg350-58eebff8039bb5cfc9a66bcfadfe078abb94556f.tar.bz2 scummvm-rg350-58eebff8039bb5cfc9a66bcfadfe078abb94556f.zip |
AUDIO: Rename clock() -> updateClock() in SID emulator
Diffstat (limited to 'audio/softsynth/sid.h')
-rw-r--r-- | audio/softsynth/sid.h | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/audio/softsynth/sid.h b/audio/softsynth/sid.h index c78f538441..d6e402dc3b 100644 --- a/audio/softsynth/sid.h +++ b/audio/softsynth/sid.h @@ -60,7 +60,7 @@ public: void set_sync_source(WaveformGenerator*); - void clock(cycle_count delta_t); + void updateClock(cycle_count delta_t); void synchronize(); void reset(); @@ -133,7 +133,7 @@ public: void enable_filter(bool enable); - void clock(cycle_count delta_t, + void updateClock(cycle_count delta_t, sound_sample voice1, sound_sample voice2, sound_sample voice3); void reset(); @@ -201,7 +201,7 @@ public: enum State { ATTACK, DECAY_SUSTAIN, RELEASE }; - void clock(cycle_count delta_t); + void updateClock(cycle_count delta_t); void reset(); void writeCONTROL_REG(reg8); @@ -246,7 +246,7 @@ public: void enable_filter(bool enable); void set_sampling_parameter(double pass_freq); - void clock(cycle_count delta_t, sound_sample Vi); + void updateClock(cycle_count delta_t, sound_sample Vi); void reset(); // Audio output (20 bits). @@ -312,8 +312,8 @@ public: double sample_freq, double pass_freq = -1, double filter_scale = 0.97); - void clock(cycle_count delta_t); - int clock(cycle_count& delta_t, short* buf, int n, int interleave = 1); + void updateClock(cycle_count delta_t); + int updateClock(cycle_count& delta_t, short* buf, int n, int interleave = 1); void reset(); // Read/write registers. |