blob: 40cbd0e6b8018a9eabd8a5fed7c9f08b6dcc9eed (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
|
#include "../copyright"
#include "snes9x.h"
#include "memmap.h"
#include "ppu.h"
#include "cpuexec.h"
#include "sa1.h"
#define CPU SA1
#define ICPU SA1
#define S9xGetByte S9xSA1GetByte
#define S9xGetWord S9xSA1GetWord
#define S9xSetByte S9xSA1SetByte
#define S9xSetWord S9xSA1SetWord
#define S9xSetPCBase S9xSA1SetPCBase
#define S9xOpcodesM1X1 S9xSA1OpcodesM1X1
#define S9xOpcodesM1X0 S9xSA1OpcodesM1X0
#define S9xOpcodesM0X1 S9xSA1OpcodesM0X1
#define S9xOpcodesM0X0 S9xSA1OpcodesM0X0
#define S9xOpcodesE1 S9xSA1OpcodesE1
#define S9xOpcode_IRQ S9xSA1Opcode_IRQ
#define S9xOpcode_NMI S9xSA1Opcode_NMI
#define S9xUnpackStatus S9xSA1UnpackStatus
#define S9xPackStatus S9xSA1PackStatus
#define S9xFixCycles S9xSA1FixCycles
#define Immediate8 SA1Immediate8
#define Immediate16 SA1Immediate16
#define Relative SA1Relative
#define RelativeLong SA1RelativeLong
#define AbsoluteIndexedIndirect SA1AbsoluteIndexedIndirect
#define AbsoluteIndirectLong SA1AbsoluteIndirectLong
#define AbsoluteIndirect SA1AbsoluteIndirect
#define Absolute SA1Absolute
#define AbsoluteLong SA1AbsoluteLong
#define Direct SA1Direct
#define DirectIndirectIndexed SA1DirectIndirectIndexed
#define DirectIndirectIndexedLong SA1DirectIndirectIndexedLong
#define DirectIndexedIndirect SA1DirectIndexedIndirect
#define DirectIndexedX SA1DirectIndexedX
#define DirectIndexedY SA1DirectIndexedY
#define AbsoluteIndexedX SA1AbsoluteIndexedX
#define AbsoluteIndexedY SA1AbsoluteIndexedY
#define AbsoluteLongIndexedX SA1AbsoluteLongIndexedX
#define DirectIndirect SA1DirectIndirect
#define DirectIndirectLong SA1DirectIndirectLong
#define StackRelative SA1StackRelative
#define StackRelativeIndirectIndexed SA1StackRelativeIndirectIndexed
#define SetZN16 SA1SetZN16
#define SetZN8 SA1SetZN8
#define ADC8 SA1ADC8
#define ADC16 SA1ADC16
#define AND16 SA1AND16
#define AND8 SA1AND8
#define A_ASL16 SA1A_ASL16
#define A_ASL8 SA1A_ASL8
#define ASL16 SA1ASL16
#define ASL8 SA1ASL8
#define BIT16 SA1BIT16
#define BIT8 SA1BIT8
#define CMP16 SA1CMP16
#define CMP8 SA1CMP8
#define CMX16 SA1CMX16
#define CMX8 SA1CMX8
#define CMY16 SA1CMY16
#define CMY8 SA1CMY8
#define A_DEC16 SA1A_DEC16
#define A_DEC8 SA1A_DEC8
#define DEC16 SA1DEC16
#define DEC8 SA1DEC8
#define EOR16 SA1EOR16
#define EOR8 SA1EOR8
#define A_INC16 SA1A_INC16
#define A_INC8 SA1A_INC8
#define INC16 SA1INC16
#define INC8 SA1INC8
#define LDA16 SA1LDA16
#define LDA8 SA1LDA8
#define LDX16 SA1LDX16
#define LDX8 SA1LDX8
#define LDY16 SA1LDY16
#define LDY8 SA1LDY8
#define A_LSR16 SA1A_LSR16
#define A_LSR8 SA1A_LSR8
#define LSR16 SA1LSR16
#define LSR8 SA1LSR8
#define ORA16 SA1ORA16
#define ORA8 SA1ORA8
#define A_ROL16 SA1A_ROL16
#define A_ROL8 SA1A_ROL8
#define ROL16 SA1ROL16
#define ROL8 SA1ROL8
#define A_ROR16 SA1A_ROR16
#define A_ROR8 SA1A_ROR8
#define ROR16 SA1ROR16
#define ROR8 SA1ROR8
#define SBC16 SA1SBC16
#define SBC8 SA1SBC8
#define STA16 SA1STA16
#define STA8 SA1STA8
#define STX16 SA1STX16
#define STX8 SA1STX8
#define STY16 SA1STY16
#define STY8 SA1STY8
#define STZ16 SA1STZ16
#define STZ8 SA1STZ8
#define TSB16 SA1TSB16
#define TSB8 SA1TSB8
#define TRB16 SA1TRB16
#define TRB8 SA1TRB8
#undef VAR_CYCLES
#define SA1_OPCODES
#include "cpuops.c"
void S9xSA1MainLoop()
{
int i;
if (SA1.Flags & IRQ_PENDING_FLAG)
{
if (SA1.IRQActive)
{
if (SA1.WaitingForInterrupt)
{
SA1.WaitingForInterrupt = false;
SA1.PC++;
}
if (!SA1CheckFlag(IRQ))
S9xSA1Opcode_IRQ();
}
else
SA1.Flags &= ~IRQ_PENDING_FLAG;
}
for (i = 0; i < 3 && SA1.Executing; i++)
{
#ifdef CPU_SHUTDOWN
SA1.PCAtOpcodeStart = SA1.PC;
#endif
(*SA1.S9xOpcodes [*SA1.PC++].S9xOpcode)();
}
}
|
