blob: a005f98dc4a2f3a994203f93c4fb67475d45963b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
#include "../copyright"
#include <stdio.h>
#include "seta.h"
#include "memmap.h"
ST011_Regs ST011;
// shougi playboard
uint8_t board[9][9];
// debug
static int32_t line = 0;
uint8_t S9xGetST011(uint32_t Address)
{
uint8_t t;
uint16_t address = (uint16_t) Address & 0xFFFF;
// line counter
line++;
// status check
if (address == 0x01)
t = 0xFF;
// read directly from s-ram
else
t = Memory.SRAM[address];
return t;
}
void S9xSetST011(uint32_t Address, uint8_t Byte)
{
uint16_t address = (uint16_t) Address & 0xFFFF;
static bool reset = false;
// debug
line++;
if (!reset)
{
// bootup values
ST011.waiting4command = true;
reset = true;
}
Memory.SRAM[address] = Byte;
// op commands/data goes through this address
if (address == 0x00)
{
// check for new commands
if (ST011.waiting4command)
{
ST011.waiting4command = false;
ST011.command = Byte;
ST011.in_index = 0;
ST011.out_index = 0;
switch (ST011.command)
{
case 0x01:
ST011.in_count = 12 * 10 + 8;
break;
case 0x02:
ST011.in_count = 4;
break;
case 0x04:
case 0x05:
case 0x06:
case 0x07:
case 0x0E:
ST011.in_count = 0;
break;
default:
ST011.waiting4command = true;
break;
}
}
else
{
ST011.parameters [ST011.in_index] = Byte;
ST011.in_index++;
}
}
if (ST011.in_count == ST011.in_index)
{
// Actually execute the command
ST011.waiting4command = true;
ST011.out_index = 0;
switch (ST011.command)
{
// unknown: download playboard
case 0x01:
{
// 9x9 board data: top to bottom, left to right
// Values represent piece types and ownership
int32_t lcv;
for (lcv = 0; lcv < 9; lcv++)
memcpy(board[lcv], ST011.parameters + lcv * 10, 9 * 1);
break;
}
// unknown
case 0x02:
break;
// unknown
case 0x04:
case 0x05:
{
// outputs
Memory.SRAM[0x12C] = 0x00;
Memory.SRAM[0x12E] = 0x00;
break;
}
// unknown
case 0x06:
case 0x07:
break;
// unknown
case 0x0E:
{
// outputs
Memory.SRAM[0x12C] = 0x00;
Memory.SRAM[0x12D] = 0x00;
}
break;
}
}
}
|